Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/Freescale Semiconductor/MK61F15WS/DDR/CR52#0x0
DDR Control Register 52
PHY Write Latency Base
Reserved
PHY Read Latency
Read Data Enable
Read Data Enable Base
https://github.com/cmsis-svd/cmsis-svd-data